Abstract-Synchronous rectification is widety used in low voitage bigh current applications to reduce conduction loss. Common source inductance is the inductance shared by gate driver loop and main power transfer path. Minimization of common source inductance has been accepted as a common design rule for power converters using power MOSFET. In this paper, the effects of commons source inductance for control and sync FETs are explored in detail. In contrary to traditional befief, common source inductance of sync FET could provide significant benefits. With Sync FET common source inductance, minimal dead time, shoot through prevention and Cdv/dt immunity could be achieved, and significant switching loss reduction could be realized for all types of synchronous rectifications.
I. INTRODUCTION
With advanced VLSI technology, digital systems are calling for lower supply voltage and higher current. Low output voltage and high output current DClDC converter are widely used to power those systems. Synchronous rectification is a must technology for these applications Common source inductance is the inductance shared by main current path and gate driver loop as shown in Fig.2 . LcsL will carry the drain source current and the gate charging current. Any voltage induced on Lcsl will show up in the Vcs of MOSFET. Because of the importance of VGS on the switching performance of power MOSFET, common source inductance has very significant impact on the system performance. In this paper, the impact of common source inductance on the switching performance of power MOSFET will be studied.
It is shown that common source inductance has very different impact on the power MOSFET used as an active switch or as a synchronous rectifier.
For power MOSFET used as a active switch, common source inductance will greatly increase the switching loss by extending switching time. However, €or power MOSFET used as a synchronous rectifier, common source inductance could be used to reduce dead time loss, prevent cross conduction, prevent Cdv/dt induced turn on and reduce body diode reverse recovery loss.
COMMON SOURCE INDUCTANCE EFFECT
In the following analysis, synchronous BUCK converter as shown in Fig.1 (a) will be used to demonstrate the concept of common source inductance effect. Because of the similarity in operation for synchronous rectification in other topologies, the concept will be extended to other type of synchronous rectification applications later.
As shown in Fig.2 , The drain source current of power MQSFET will flow through LCsl, while LCs, is also in the gate driver loop. Change of the drain source current wil1 induce a MOSFET. The effect will be significant during turn on and turn off of power MQSFET, when 1~~ and VGS make fast transitions. Fig.3 shows the effect of common source inductance during turn on and turn off instance for power MOSFET used as an active switch or control FET. Fig.3 (a) shows the effect during turn on of switch Q1. When voltage is applied to turn on Q1, the voltage induced on LCSI due to the rising current is against VGS. This will slow down the turn on of power MOSFET. The same effect can be observed during turn off of Q1 in Fig.3 (b) .
The waveforms are shown in Fig.4 , The turn on and off time will be greatly increased by common source inductance.
Simulation was performed for a sync BUCK converter with 12V input, 1.3V and 30A output at 500kHz. The result is shown in Fig.5 . As shown, power loss increases dramatically with just lntI common source inductance. The negative effect of CSI on switching loss is understood by the industry. Layout of power converters is carefully considered to minimize this effect. In fact, this design rule has been extended to all power MOSFET and gate drive layouts including synchronous rectifiers. In contrary to common belief, the effect of common source inductance for sync FET is found to be very different.
For synchronous rectifier, the power MOSFET is used as a diode, The current direction is from source to drain, opposite to a control FET. Because of this difference, the effect of common source inductance on the switching action is aIso opposite. Fig.6 shows the impact of sync FET Q2 common source inductance during tum on and tuum off of control FET Q1. Since Q2 is used as synchronous rectifier, its gate signal doesn't change the operation mode of converter becaue of the existence of body diode and dead time. The time instances when common source inductance will affect the operation of the circuit are at the turn on and tum off o f control FET Ql. with gate grounded. At the time when Q1 is tumed on, load current will commute from Q2 body diode to Q1. As current decreases, a voltage with its polarity shown Fig 6 (b) will be induced on the common source inductance. The voltage in gate loop of Q2 will charge V,Q to a negative value, which will M h e r enforce 42 in the off state. This wiH help the circuit to prevent shoot through or Cdv/dt problem, which will be discussed next. 
nr. UTILIZATION OF COMMON SOURCE INDUCTANCE IN

SYNCHRONOUS RECTIFICATIONS
From the previous discussion, the effects of sync FET common source inductance can be summarized as follows: when control FET is turning on, common source inductance will help keep sync FET into off state; when control FET is turning off, common source inductance will try to turn on sync FET without any delay. This i s exactly what we would like this circuit to work. In the following chapter, the benefits of these effects will be explored.
Cdvfdt immunity:
As discussed in [3] [4] , high dv/dt on switching node caused by turn on of control FET Q1 may cause false turn on of sync FET Q2 and cause high power loss due to shootthrough current. With Sync FET common source inductance, this problem can be salved as shown in Fig.7 .
When control FET QI is turning on, the load current wiIl commute from sync FET body diode to Q1 branch. During this transition, sync FET QZ VGs will be charged to a negative voltage. The value of this voltage depends on the common source inductance and load current. After the current transition, the switching node SW wil! begin to rise with high dv/dt. This dvldt will introduce charging current to Q2 gate through the Miller capacitor of QZ. Since Q2 gate voltage has already been offset with a negative value, even with Cdv/dt effect, the gate voltage of Q2 will not rise high enough to reach its threshold. Simulation was performed with IW6618 as sync FET. The total power loss of a lMHz, 12V to 1.2V converter is reduced from 6.04W to 5.62W by using 2.5nH common source inductance.
Another benefit is that without worrying about the Cdvldt problem, sync MOSFET could be designed with lower Vt and Rdson. This could further improve sync FET power loss.
Shoot through prevenfion and Deadtime reduction:
From the previous discussion, common source inductance of sync FET will automatically turn off sync FET when control FET is turning on. On the other hand, when control FET is turning off, sync FET will be automatically tumed on by common source inductance. This effect provides two benefits. First, even there is a short overlap between control FET and sync FET drive signals; common source inductance will generate voltage to turn sync FET o f f and prevent shoot through. The benefit is the significantly reduced deadtime.
Deadtime is needed to prevent shoot through as shown in Fig.8 . During deadtime, body diode of sync FET will conduct.
Since diode has high forward voltage drop, this will cause high power loss, For lMHz switching frequency, deadtime loss is almost 1/3 of total sync FET loss. As switching frequency goes higher and Rdson of Sync FET reduces, body diode loss will becomes more serious. Fig. 9 shows the comparison of body diode loss for a synchronous buck converter. With common source inductance, body diode loss is greatly reduced. The total power loss of a 50OkHz, 12V to 1.2V converter is reduced from 5.26W to 4.78W with reduced deadtime after using 2SnH common source inductance. In this simulation, the sync FET was IRF6618, which has no Cdv/dt problem. So the performance improvement is coming from the deadtime improvement.
As lower Rdson is required for sync FET, it normally has big silicon area and high gate charge. Turn on and off speed is slow. With common source inductance, more gate overdrive is provided to turn on and off sync FET. Thus, the turn-on and turn-off time could be rcduced. 
Self-driven synchronous BUCK converter:
As seen above, common source inductance can help turn on and turn off sync FET at desired switching instance.
Conceptually it gives us opportunity to use a sei€-driven scheme shown in Fig.10 . During turn on of control FET Q1, common source inductance will turn off sync FET Q2 automatically, and then CGS will hold this gate voltage until the turn-off of control FET Q1. At that time, the load current will charge up sync FET 4 2 gate and turn on QZ through common source inductance. The gate charge energy is recycled between VGS and Lcsl. This could result in a simple gate driver circuit and optimal deadtime control. For the scheme to work, sync FET gate resistance has to be significantly minimized to allow fast and instantaneous charging current. The size of CSI has to be selected based on the load current range and QGS.
FET Lo -- The above analysis used synchronous buck converter as an example; In fact, this concept could be extended to all synchronous rectifications. Implementation of the concept for isolated synchronous rectification applications are shown in Fig.11 . For power MOSFET used as a synchronous rectifier, common source inductance could help reduce switching losses and enable ultra fast switching. This is because of the opposite current direction in synchronous rectifier compared to a control FET. With common source inductance, Cdv/dt immunity and zero deadtime switching could be achieved.
To realize these benefits, it is important to have a low gate resistance for a sync FET to allow fast energy exchange between LCS~ and &.
As only 2 to 3nH inductance is needed to achieve these benefits, this could be implemented w i t h on-board parasitic, which include packaging inductance and trace inductance, No extra magnetic component is needed.
